## Notice of References Cited Application/Control No. 10/600,238 Examiner Elias Desta Applicant(s)/Patent Under Reexamination KELLERMAN ET AL. Page 1 of 1

## **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-6,704,895	03-2004	Swoboda et al.	714/726
	В	US-2004/0004216	01-2004	Eldridge et al.	257/48
	C	US-2002/0073374	06-2002	Danialy et al.	714/738
	D	US-2001/0022743	09-2001	Sato et al.	365/189.03
	Е	US-			
	F	US-			
	G	US-			
	Н	US-			
	1	US-			
	J	US-			
	К	US-			
	L	US-			
	м	US-			

## **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	Z	_				
	0			-		
	Р					
	Q					
	R					
	S					
	ī					

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Winters, 'Using IEEE-1149.1 For In-Circuit Simulation', 27-29 Sept. 1994, IEEE Article, Pages 525-528
	٧.	Burgess Jr., et al., 'Boundary Scan', August/September 1995, IEEE Article, pages 11-12
	w	
	x	

<sup>\*</sup>A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.